Description: 这是一个很好的Verilog 编写的8位RISC CPU源码(可做为MCU),并且包括完整的C 语言的测试代码。-This is a very good preparation Verilog 8-bit RISC CPU source (available as MCU), and includes a complete C language test code. Platform: |
Size: 78848 |
Author:张念华 |
Hits:
Description: 一个关于以太网MAC核和介质无关接口的原代码,希望对大家有帮助!-an Ethernet MAC on the nuclear medium and unrelated to the original interface code, we want to help! Platform: |
Size: 61440 |
Author:王平 |
Hits:
Description: verilog实现的异步UART代码,包括发送模块、接收模块,波特率可配置,另附PC机的c代码-Verilog realize asynchronous UART code, including the transmission module, receiver module, the baud rate can be configured, an additional PC-c code Platform: |
Size: 38912 |
Author: |
Hits:
Description: Verilog 编写的网卡DM9000A的IP核,altera公司寄的DE2系统中的源程序核-Verilog prepared DM9000A the IP core network card, altera company sent DE2 System source of nuclear Platform: |
Size: 16384 |
Author:zhyy |
Hits:
Description: 他是一个SDH上行代码,有八个模块组成的,能够传输以太网的数据 -He is an SDH uplink code, there is composed of eight modules, Ethernet can transmit data Platform: |
Size: 6144 |
Author:丁勇良 |
Hits:
Description: verilog控制以太网发送程序的实现,用于控制以太网发送-verilog control program for sending Ethernet implementation, used to control the Ethernet to send Platform: |
Size: 4096 |
Author:李振华 |
Hits:
Description: FPGA控制DM9000A进行以太网数据收发的Verilog实现-FPGA control DM9000A for Verilog realization of Ethernet data sent and received Platform: |
Size: 2658304 |
Author:qmy |
Hits:
Description: 非常详细的千兆以太网MAC verilog代码,可以供硬件设计时有关网络的开发参考-Very detailed Gigabit Ethernet MAC verilog code, can be used for hardware design of the network to develop a reference Platform: |
Size: 704512 |
Author:瞿鑫 |
Hits: